



S. S Jain Subodh P.G. (Autonomous) College

SUBJECT -CA

TITLE - Basic Logic Gates

Basic Logic Gates

By: Dr. Yogendar Kr. Verma




Basic Logic Gates and Basic Digital Design

- **NOT, AND, and OR Gates**
- NAND and NOR Gates
- Exclusive-OR (XOR) Gate
- Multiple-input Gates



NOT Gate -- Inverter



$$Y = \sim X$$

X	Y
0	1
1	0




NOT

- $Y = \sim X$ (Verilog)
- $Y = !X$ (ABEL)
- $Y = \mathbf{not} X$ (VHDL)
- $Y = X'$
- $Y = \neg X$
- $Y = \overline{X}$ (textook)
- $\mathbf{not} (Y, X)$ (Verilog)



NOT




X	$\sim X$	$\sim\sim X$
0	1	0
1	0	1



AND Gate

AND



X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

$$Z = X \& Y$$




AND

- $X \ \& \ Y$ (Verilog and ABEL)
- $X \ \mathbf{and} \ Y$ (VHDL)
- $X \ \wedge \ Y$
- $X \ \cap \ Y$
- $X \ * \ Y$
- XY (textbook)
- $\mathbf{and} (Z, X, Y)$ (Verilog)



OR Gate



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1



OR

- $X \mid Y$ (Verilog)
- $X \# Y$ (ABEL)
- $X \text{ or } Y$ (VHDL)
- $X + Y$ (textbook)
- $X \vee Y$
- $X \cup Y$
- $\text{or}(Z, X, Y)$ (Verilog)




Basic Logic Gates and Basic Digital Design

- NOT, AND, and OR Gates
- **NAND and NOR Gates**
- Exclusive-OR (XOR) Gate
- Multiple-input Gates



NAND Gate

NAND



X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0


$$Z = \sim (X \& Y)$$

nand (Z, X, Y)



NAND Gate

NOT-AND




X	Y	W	Z
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

$$W = X \& Y$$

$$Z = \sim W = \sim (X \& Y)$$




NOR Gate





NOR Gate






Basic Logic Gates and Basic Digital Design

- NOT, AND, and OR Gates
- NAND and NOR Gates
- Exclusive-OR (XOR) Gate
- Multiple-input Gates



NAND Gate



$$Z = \sim (X \ \& \ Y)$$



$$Z = \sim X \ | \ \sim Y$$

X	Y	W	Z
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

X	Y	$\sim X$	$\sim Y$	Z
0	0	1	1	1
0	1	1	0	1
1	0	0	1	1
1	1	0	0	0



NOR Gate



$$Z = \sim (X \mid Y)$$

$$Z = \sim X \ \& \ \sim Y$$

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

X	Y	$\sim X$	$\sim Y$	Z
0	0	1	1	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	0




Basic Logic Gates and Basic Digital Design

- NOT, AND, and OR Gates
- NAND and NOR Gates
- **Exclusive-OR (XOR) Gate**
- Multiple-input Gates



Exclusive-OR Gate



$$Z = X \wedge Y$$

xor (Z, X, Y)

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0




XOR

- $X \wedge Y$ (Verilog)
- $X \$ Y$ (ABEL)
- $X @ Y$
- $X \oplus Y$ (textbook)
- **xor** (Z, X, Y) (Verilog)



Exclusive-NOR Gate



$$Z = \sim (X \wedge Y)$$

$$Z = X \sim \wedge Y$$

xnor (Z, X, Y)

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1



XNOR

- $X \sim Y$ (Verilog)
- $!(X \$ Y)$ (ABEL)
- $X @ Y$
- X □ Y
- **xnor** (Z, X, Y) (Verilog)




Basic Logic Gates and Basic Digital Design

- NOT, AND, and OR Gates
- NAND and NOR Gates
- Exclusive-OR (XOR) Gate
- **Multiple-input Gates**




Multiple-input Gates





Multiple-input AND Gate




Output Z_1 is HIGH only if all inputs are HIGH

An open input will float HIGH




Multiple-input OR Gate



Output Z_2 is LOW only if all inputs are LOW




Multiple-input NAND Gate



Output Z_3 is LOW only if all inputs are HIGH



Multiple-input NOR Gate



Output Z_4 is HIGH only if all inputs are LOW



Thanks you.....

